International Journal of Engineering, Science and Technology Vol. 4, No. 1, 2012, pp. 55-64



www.ijest-ng.com www.ajol.info/index.php/ijest © 2012 MultiCraft Limited. All rights reserved

# Power quality improvement in switched mode power supplies using two stage DC-DC converter

# Shikha Singh\*, G. Bhuvaneswari and Bhim Singh

Department of Electrical Engineering, Indian Institute of Technology Delhi, New Delhi-110016, INDIA \*Corresponding Author: e-mail: Ishikha.singh@gmail.com, Tel +91-9313631999

# Abstract

This paper deals with an improved power quality multiple output switched mode power supply (SMPS) using two stage DC-DC converter. A non-isolated buck-boost DC-DC converter is used as the first stage whereas single ended primary inductance converter (SEPIC) is used in the second stage. The first stage of buck-boost converter is designed in discontinuous conduction mode (DCM) for inherent power factor (PF) correction. Design and simulations of the two stage DC-DC converter with load variations on the SMPS are performed in MATLAB software to demonstrate the effectiveness of the multiple output DC-DC converter to have a stiff voltage regulation and negligible ripple.

Keywords: DC-DC converter; Two stage; PFC; THD; Buck-boost converter; SEPIC; SMPS; Power quality.

### DOI: http://dx.doi.org/10.4314/ijest.v4i1.7S

### 1. Introduction

Multiple output DC-DC converters are desirable for a variety of applications to reduce the number of power supplies, complexity, space and cost than a large number of single output converters. Now a days, a DC-DC converter consisting of two stages is becoming popular as the use of first stage eliminates the second harmonic voltage effect that is reflected at the output because of single phase AC mains input (Zhu *et al*, 2005; Abe *et al*, 2003). The first stage converter can be a non-isolated DC-DC converter and the second stage should be an isolated DC-DC converter having multiple outputs. To reduce the complexity, cost and space, only a single output (the most sensitive one) is sensed and regulated by feedback control. Generally, in the front end, a diode bridge is used to convert AC mains voltage to unregulated DC voltage which results in poor power factor (PF). To compensate for this, in the present work, a DC-DC converter (Pressmen, 1998; Rashid, 2004) is used with power factor correction (PFC) circuit to meet the IEEE and IEC standards (IEEE 519, 1992; IEC 61000-3-2, 2004).

A non-isolated buck-boost converter capable of stepping up/down the input DC voltage is added as the first stage for the coarse regulation of the output voltage. Non-inverting buck-boost converter in boundary conduction mode is reported in the literature (Lin *et al*, 2010; Boora *et al*, 2008). In the second stage, a single ended primary inductance converter (SEPIC) is used with multiple outputs. The SEPIC is the preferred choice among the design engineers due to its low component count, simplicity, capability to operate in buck and boost modes of operation and to yield regulated output DC voltage with a cost-effective structure. The use of only one switch and relatively simple control required are strong reasons for the choice of the SEPIC as a second stage. The analysis of an isolated SEPIC using an inductor voltage detection technique is reported in (Tanitteerapan, 2004) where the voltage conversion ratio of the SEPIC is used for the operation of the control circuit. It is a very difficult task to control the voltages of a multiple output converter with different load ratings. The control of the multiple outputs in a DC-DC converter is discussed in various research papers (Singh, 2006; Jung *et al*, 2008). Most of these papers describe the simulations done in MATLAB software which is a widely accepted simulation tool (MathWorks, 2009).

In view of these issues, this investigation deals with the design and control of an improved power quality switched mode power supply (SMPS) using a two stage DC-DC converter to obtain completely regulated and isolated outputs. In the proposed two-stage

conversion process, a single phase non-isolated buck-boost converter is followed by the multiple output SEPIC that functions as the second stage. The circuit configuration, operation, analysis, and design of the proposed converter are presented for the SMPS. Finally, simulation results are presented to demonstrate the performance of the two stage DC-DC converter based SMPS during load and supply voltage variations.

### 2. Circuit Configuration and Analysis

Fig. 1 shows the circuit configuration of a SMPS using two stage DC-DC converter with second stage having multiple outputs. The AC supply is fed to a DBR (Diode Bridge Rectifier) which gives an uncontrolled DC voltage  $V_d$  to the DC-DC converter. First stage is a non-isolated buck-boost converter. It consists of a switch Sw1 for on/off control, an inductor L to store and release energy, a high frequency diode  $D_b$  and a filter capacitor  $C_o$ . When switch  $S_{w1}$  is ON, the inductor L stores energy and the capacitor  $C_o$  discharges across the load. When  $S_{w1}$  turns OFF, the inductor stored energy charges the capacitor and supplies the load through the diode  $D_b$ . As the inductance polarity is reversed when it transfers energy and hence the output voltage has a reverse polarity compared to the input side. The output voltage of the non-isolated buck-boost converter is sensed and compared with reference voltage  $V_{ref1}$  to generate the voltage error signal  $V_{e1}$ . This voltage error is given to a PI (Proportional - Integral) controller to nullify the error. A PWM signal is generated by comparing the output of the PI controller with a constant frequency ramp waveform which is given to the switch  $S_{w1}$  to control its duty ratio and hence regulated output voltage is obtained along with automatic current shaping.

The output of the first stage is given to the isolated SEPIC DC-DC converter. The SEPIC consists of an inductor  $L_1$ , a capacitor  $C_1$ , a switch  $S_{w2}$ , a magnetizing inductor  $L_m$  with primary winding  $N_p$  and five secondary windings  $N_{s1}$ ,  $N_{s2}$ ,  $N_{s3}$ ,  $N_{s4}$ ,  $N_{s5}$  for the high frequency transformer (HFT), high frequency diodes  $D_1$ ,  $D_2$ ,  $D_3$ ,  $D_4$ ,  $D_5$  and output filter capacitors  $C_{o1}$ ,  $C_{o2}$ ,  $C_{o3}$ ,  $C_{o4}$ ,  $C_{o5}$  respectively. A SEPIC stores the energy in an inductor, and transfers that energy to the output storage capacitor. This energy is released through the secondary windings when the switch  $S_{w2}$  is turned off. All the outputs are isolated from each other. One of the output voltage which is the most sensitive to the disturbances is sensed and compared with the reference voltage. The rest of the outputs are regulated by the duty cycle variation of the SEPIC which is determined by the control loop of the sensed output. The proper winding arrangements of the HFT lead to the control of all the output voltages. The voltage error  $V_{e2}$  (obtained from the feedback amplifier that amplifies the difference between the output voltage  $V_{o1}$  and the reference voltage  $V_{ref2}$ ) is amplified in a PI controller, output of which is compared with a high frequency saw-tooth ramp, thus providing the pulses to the switch  $S_{w2}$ . By controlling the duty ratio, the power flow is controlled in a very efficient way.



Figure 1. Circuit configuration of improved power quality SMPS using two stage DC-DC converter

## 3. Design of Improved Power Quality Based SMPS Using Two Stage DC-DC Converter

In this section, the steady state analysis of the two stage DC-DC converter based SMPS is carried out to derive the required design equations for the converter. The two stage DC-DC converter can be viewed as a non-isolated DC-DC buck-boost converter cascaded with an isolated SEPIC. For the analysis, it is considered that the switches and diodes are ideal; the output filter capacitors are very large to keep the output voltage constant. The switching frequency is considered much higher than the line frequency so that average quantities in one switching cycle can be considered in place of instantaneous quantities. The HFT leakage inductance and stray capacitance are considered negligible.

3.1 Design of non-isolated buck-boost converter: The design of a non-isolated buck-boost converter is carried out in discontinuous

conduction mode (DCM) to avoid sensing of input current and voltage thus reducing the complexity. The voltage follower approach is used in the non-isolated buck- boost converter. When the switch  $S_{w1}$  is closed, the inductor current increases linearly; diode D<sub>b</sub> remains in OFF condition. The change in the inductor current as,  $(\Delta i_L)_{ON} = DT(V_d/L)$ (1)where  $V_d$  is the input voltage of the non-isolated buck-boost converter,  $D=t_{on}/T$ , T being the switching period of the converter,  $t_{on}$ being the ON time interval of  $S_{w1}$  and  $V_L$  is the voltage across the input inductor L When the switch is turned OFF and the diode  $D_b$  conducts, the inductor voltage is equal to the output voltage. So,  $V_L = V_0 = L (\Delta i_L)_{OFF} / (D_1 T)$ (2)So, the change in the inductor current during OFF period may be written as, (3) $(\Delta i_L)_{OFF} = V_0 D_1 T/L$ where  $D_1$  is less than (1-D)T for DCM i.e. OFF period of  $S_{w1}$  during which diode  $D_b$  is conducting. The net change in the inductor current must be zero over one PWM period under steady state. Therefore, from eqns. (1) and (3),  $(\Delta i_L)_{ON} + (\Delta i_L)_{OFF} = 0$ (4)Substituting eqn. (1) and eqn. (3) in eqn. (4),  $DT(V_d/L) + V_o D_1 T/L = 0$ (5)Simplifying eqn. (5),  $V_o/V_d = D/D_1$ (6) The diode current is same as the output current during its conduction interval and hence,  $I_0 = I_m D_1 T / (2T)$ (7)Where I<sub>m</sub> is the maximum current that flows during the ON period. Therefore,  $\Delta i_{L} = I_{m} = V_{d}DT/L$ (8)Substituting the value of  $I_m$  in eqn. (7), the  $D_1$  is calculated as, (9)  $D_1 = 2I_0 L/(V_d DT)$ The value of duty cycle D is considered as 0.645 for  $V_d=0.9*$  220V=198V and  $V_o=360V$ . So from eqn. (6), D<sub>1</sub> is calculated as

0.34. So the inductor value from eqn. (1) is 1.04 mH for  $I_0=P_0/V_0=450W/360V=1.25A$  and the T=40µs. The second harmonic voltage is reflected on the output capacitor because of single phase AC mains feeding the buck-boost converter. To reduce the second harmonic voltage, the output filter is designed to maintain constant voltage at DC link and desired load current in all conditions. So the average value of the output current is, (10)

 $I_o = V_d I_d / V_o$ 

The charging current of the output capacitor is,

 $I_{co}(t) = (-V_d I_d \cos 2\omega t)/V_o = -I_o \cos 2\omega t$ 

The output voltage  $V_0$  can be calculated as,

$$V_{o} = \frac{1}{C_{o}} \int I_{o} dt = -\frac{I_{o}}{2 \omega C_{o}} \sin 2 \omega t$$
(12)

The output voltage has ripples equal to the amplitude of the above relation. i.e.,

 $\Delta V_0 = I_0 / (2\omega C_0)$ 

where I<sub>o</sub> is the output current of the non-isolated buck-boost converter,  $\omega$  is equal to  $2^*\pi^*f$ , f is the fundamental frequency (50 Hz) and  $\Delta V_0$  is the ripple of the output voltage.

The ripple in the output voltage can be kept low by selecting a large value of  $C_0$  which is given as,  $C_0 = I_0 / (2\omega \Delta V_0)$ 

From eqn. (14), substituting the output current  $I_0=450W/360V=1.25A$ ,  $\omega =314$  rad/sec and  $\Delta V_0=2\%$  of the output voltage (7.2V), the value of output filter capacitor  $C_0$  is obtained as 270 $\mu$ F.

3.2 Design of SEPIC: The SEPIC is designed in continuous conduction mode to make the component values low. There is no need of sensing input current and input voltage as the output of first stage is DC voltage. In SEPIC, when the switch S<sub>w2</sub> is ON, the inductor current changes as, (15)

 $(\Delta i_{L1})_{ON} = V_o D_s T/L_1$ 

where  $V_0$  is the input voltage of the SEPIC which is the output from the first stage,  $D_s$  is the duty cycle of the SPEIC.

The change in inductor current, when switch  $S_{W2}$  turns OFF, is,

 $(\Delta i_{L1})_{OFF} = \{V_o - V_{C1} - V_{o1}(N_p/N_{s1})\}/L_1\}(1 - D_s)T$ (16)where  $N_p$  and  $N_{s1}$  are the number of turns of the primary winding and secondary windings of the HFT,  $n=(N_{s1}/N_p)$  is the turns ratio of HFT,  $V_{c1}$  is the voltage across the capacitor  $C_1$  and  $V_{o1}$  is the output voltage of SEPIC.

Under steady state condition the change in the inductor current is zero over a period T as,

 $(\Delta i_{L1})_{ON} + (\Delta i_{L1})_{OFF} = 0$ 

(17)

(11)

(13)

(14)

Substituting eqn. (15) and eqn. (16) in eqn. (17),	
$V_{o}D_{s}T/L_{1}+V_{o}-V_{C1}-V_{o1}(N_{p}/N_{s1}))/L_{1}$ (1-D <sub>s</sub> )T=0	(18)
On solving eqn. (18), we obtain	

 $V_{o1}/V_o = nD_s/(1-D_s)$ 

58

From eqn. (19) it can be seen that the output voltage of the SEPIC can be varied by adjusting the duty ratio of the switch  $(D_s)$ and the HFT turns ratio (n). The duty cycle is considered as 0.45 for its optimum operation, so from eqn. (19) the turns ratio 'n' is calculated as 0.0407 for  $V_0=360V$ ,  $V_{01}=12V$ .

The input inductor value L<sub>1</sub> can be calculated for a given value of its ripple current. During the ON period the inductor current increases linearly.

$$L_1 = V_0 D_s / (f_s \Delta i_{1,1})$$

The value of the inductor L<sub>1</sub> from eqn. (20) is computed to be 15mH for a ripple current of 10% (0.204A) and a switching frequency of  $f_s=50$  kHz.

The value of capacitor  $C_1$  for a given value of ripple voltage is,  $C_1 = nV_{o1}D_s/(R_1f_s\Delta V_{C1})$ (21)

According to eqn. (21), the value of capacitor  $C_1$  is computed as=400µF for  $V_{o1}$ =12V,  $D_s$ =0.45,  $R_1$ =12V/15A=0.8  $\Omega$  and  $f_s$ =50 kHz.

The output voltage ripple ( $\Delta V_{o1}$ ) is calculated during ON period, in which output capacitor ( $C_{o1}$ ) is discharged through load. Thus the output voltage ripple is,

 $\Delta V_{o1} = V_{o1}D_sT/(R_1C_{o1})$ 

The value of output capacitor ( $C_{o1}$ ) can be calculated from eqn. (22) for a given ripple voltage ( $\Delta V_{o1}$ ) as,  $C_{o1} = V_{o1}D_s/(f_sR_1\Delta V_{o1})$ 

The output filter capacitor C<sub>o1</sub> value is calculated as 560 $\mu$ F for V<sub>o1</sub>=12V, D<sub>s</sub>=0.45, R<sub>1</sub>=12V/15A=0.8  $\Omega$ , f<sub>s</sub>=50 kHz and  $\Delta$ V<sub>o1</sub>=2% (0.24V). The design equations used in the designing of the converter are based on the derivation of the output of the highest rating with the input. For rest of the outputs, the equations are derived using the HFT turns ratio. The other output voltages, components value are calculated by using the same design equations which are as follows:  $C_{o2}= 2.8 \text{mF}$ ,  $C_{o3}= 4.09 \text{mF}$ ,  $C_{o4}= 30 \mu \text{F}$ ,  $C_{o5}= 27 \mu \text{F}$ for  $V_{02}=5V$ ,  $V_{03}=3.3V$ ,  $V_{04}=-12V$ ,  $V_{05}=-5V$ ,  $R_2=-5V/30A=0.16\Omega$ ,  $R_3=3.3V/30A=0.11\Omega$ ,  $R_4=-12V/0.8A=15\Omega$ ,  $R_5=-12V/0.8A=15\Omega$ ,  $R_5=-12V/0.8A=150$ ,  $R_5=-12V$  $5V/0.3A=16.66\Omega$  and ripple in the output voltages = 2% of the respective output voltages.

# 4. Control Algorithm

The control scheme for the two stage multiple output SMPS consists of voltage controllers and the PWM pulse generators. The control for non-isolated buck-boost converter and SEPIC are given in this section.

4.1 Control for Non-isolated Buck-Boost Converter: The non-isolated buck-boost converter is designed in DCM so that extra voltage/current sensors to sense input current and voltage can be avoided. A voltage follower control approach is chosen to regulate the output voltage of the converter. Initially the control loop computes the output voltage error and then the voltage error is given to a PI voltage controller and the output of this is further given to a PWM generator to obtain the ON/OFF control pulses.

4.1.1 Voltage Controller1: It consists of a PI controller which has two gains K<sub>p1</sub> and K<sub>11</sub>. K<sub>p1</sub> performs the proportional action while K<sub>11</sub> performs integral action. A PI controller gives control signal (V<sub>cc1</sub>) to reduce the voltage error. At n<sup>th</sup> instant of time, the voltage error  $V_{e1}(n)$  is calculated as, (24)

 $V_{e1}(n) = V_{ref1}(n) - V_o(n)$ 

The controller output  $V_{ccl}(n)$  at n<sup>th</sup> instant is given as,  $V_{cc1}(n) = V_{cc1}(n-1) + K_{p1} \{V_{e1}(n) - V_{e1}(n-1)\} + K_{11}V_{e1}(n)$ (25)

4.1.2 PWM Pulse generator1: In the PWM pulse generator, the fixed high frequency saw-tooth ramp is compared with the output of PI controller 1 ( $V_{ccl}$ ) to get the PWM pattern for switch  $S_{wl}$ . When the saw tooth ramp is less than the output of the PI controller, the switch turns ON, else it is OFF.

4.2 Control for Isolated SEPIC: The control of SEPIC is carried out in continuous conduction mode (CCM) to reduce the stress of the components. Only one loop is required to regulate the output voltage as input voltage to the SEPIC is DC voltage. The control loop for SEPIC consists of only one PI voltage controller and PWM pulse generator.

4.2.1 Voltage Controller2: The PI voltage controller for SEPIC consists of two gains  $K_{p2}$  and  $K_{12}$ . It gives the control signal ( $V_{cc2}$ ) to reduce the voltage error i.e. the difference between actual voltage and the reference voltageV<sub>ref2</sub>. At n<sup>th</sup> instant of time, the voltage error  $V_{e2}(n)$  is calculated as,  $V_{e2}(n)=V_{ref2}(n)-V_{o1}(n)$ (26)

The PI controller output  $V_{cc2}(n)$  at n<sup>th</sup> instant is given as,

(19)

(20)

(22)

(23)

# $V_{cc2}(n)=V_{cc2}(n-1)+K_{p2}\{V_{c2}(n)-V_{e2}(n-1)\}+K_{12}V_{e2}(n)$ 4.2.2 *PWM Pulse Generator2*: The saw-tooth ramp is compared with the output of voltage PI controller 2, V<sub>cc2</sub> to generate the PWM signal which is given to the switch S<sub>w2</sub> of the SEPIC. (27)

#### 5. Modeling and Simulation

The model of the two stage DC-DC converter based SMPS is developed and its performance is simulated in MATLAB environment along with Simulink and Sim Power System toolboxes to validate the proposed design. This section describes the modeling and simulation of the proposed converter. Fig. 2 shows the simulation diagram of two stage DC-DC converter. Single phase AC supply is given to diode bridge rectifier and the output of the diode bridge rectifier is connected to a non-isolated buckboost converter through a diode converter which is further fed to the second stage i.e. SEPIC. The secondary side of the HFT of SEPIC is having five outputs. One of the output which is more vulnerable to disturbance is sensed and compared with the reference voltage. The voltage error signal is given to a PI controller. The PWM generator generates the PWM signal which is given to the switch  $S_{w2}$ . The performance of the converter is studied for variations in the load. The design parameters used for the simulation of two stage DC-DC converter is summarized in the Appendix.



Figure 2. Simulation model of improved power quality SMPS

# 5. Results and Discussion

In this section, simulation results of an improved power quality SMPS using a two stage DC-DC converter are presented and discussed in detail. To study the performance of the SMPS and to check if various power quality indices are within specified limits, the proposed converter has been modeled, designed and simulated for the specifications given in Table I.

Simulation results of the two stage DC-DC converter based SMPS is presented to validate the design and control of the proposed configuration and to examine the various performance indices within IEEE standard 519 limit.

The simulated waveforms of the SMPS are shown in Figs. 3-10. Fig. 3 shows the supply voltage  $V_{in}$ , input current  $I_{in}$ , output voltages V<sub>0</sub>, V<sub>01</sub>, V<sub>02</sub>, V<sub>03</sub>, V<sub>04</sub>, V<sub>05</sub> and output currents I<sub>0</sub>, I<sub>01</sub>, I<sub>02</sub>, I<sub>03</sub>, I<sub>04</sub>, I<sub>05</sub> for a two stage DC-DC converter for a 433.5 W SMPS at full load (100% of load). From Fig. 3, it is clearly seen that the power factor is closed to unity as the input current follows the input voltage. Fig. 4 shows the harmonic spectrum of input mains AC current of the improved power quality SMPS using a two stage DC-DC converter at full load. The total harmonic distortion (THD) at full load is around 2.37% which is well within IEEE-519 standard limit. The input current and the input voltage are in phase and the power factor is very close to unity. The input voltage of the SMPS is varied from 220V to 270V and from 220V to 170V to demonstrate the performance of the SMPS under supply voltage variations. Fig. 5 shows V<sub>in</sub>, I<sub>in</sub>, V<sub>o</sub>, V<sub>o1</sub>; V<sub>o2</sub>; V<sub>o3</sub>; V<sub>o4</sub>; V<sub>o5</sub>, I<sub>o</sub>, I<sub>o1</sub>; I<sub>o2</sub>; I<sub>o3</sub>; I<sub>o4</sub>; I<sub>o5</sub> and Fig. 6 shows the harmonic spectrum of input mains AC current at 270V at full load condition. From Fig. 5, it is evident that the input current and input voltage are in phase and the THD of input AC mains current is 2.8%. The power factor is 0.9992 which is very close to unity. Similarly, Figs. 7 and 8 show the performance of improved power quality SMPS and harmonic spectrum of the input AC mains current respectively at 170V under full load. At supply voltage of 170V, the current THD is slightly high and the power factor is about 0.9977. Table II shows the various power quality indices of the improved power quality SMPS at different source voltages. To demonstrate the capability of the converter at varying loads, the load on the SMPS is varied in +12V output. Fig. 9 shows the performance of SMPS under the load variation on 12V output. The load is varied from 100% to 20% and then back to 100% to reveal the dynamic performance of the converter. The power factor is found to be 0.998 at 20% load and 0.9994 at 100% load. Fig.10. shows the harmonic spectrum of the input AC mains current of SMPS at 20% load on +12V output. Table III shows the

various power quality indices of the improved power quality SMPS at varying load conditions. It can be observed that the proposed two stage DC-DC converter based SMPS is able to deliver regulated and isolated outputs with improved power quality at the input AC mains under load and supply voltage variations.



Figure 3. Input voltage, Input current, output voltages and output currents of improved power quality SMPS at 100% load



Figure 4. Input current waveform of SMPS and its harmonic spectrum at full load





Figure 5. Input voltage, Input current, output voltages and output currents of improved power quality SMPS at 270V

Figure 6. Input current waveform of SMPS and its harmonic spectrum at 270V



Figure 7. Input voltage, Input current, output voltages and output currents of improved power quality SMPS at 170V



Figure 8. Input current waveform of SMPS and its harmonic spectrum at 240V



Figure 9. Input voltage, input current, output voltages and output current at 100% to 20% to 100% load variation in +12V output voltage



Improved power quality SMPS using two stage dc-dc converter specifications

Converter	Non-isolated buck-boost	SEPIC
Supply voltage	220V(rms)	360V
Output Voltage / Output Current		12V/15A
		5V/30A
	360/1.25A	3.3V/30A
		-5V/0.3A
		-12V/0.8A
Switching Frequency	25kHz	50kHz

### 6. Conclusions

An improved power quality SMPS using a two stage DC-DC converter has been designed and modeled and its performance has been simulated under varying supply voltage and load conditions. A single phase supply has been used for feeding the two stage DC-DC converter based SMPS. A voltage follower control approach has been used in the first stage converter to provide good output voltage regulation and power factor correction whereas the second stage is chosen to be a SEPIC. The proposed SMPS is found to yield unity power factor and very low THD at the utility interface while delivering stiffly regulated and isolated outputs. The performance of the SMPS is found to be excellent even under load variations and supply voltage variations adhering to IEEE 519 standard.

 Table II

 Power quality indices for the improved power quality SMPS using two stage dc-dc under varying source conditions

Input Voltage	Input Current	i <sub>thd</sub> (%)	DF	DPF	PF
(V)	(A)				
170	5.418	4.73	0.9977	1	0.9977
220	4.34	2.37	0.9994	1	0.9994
270	3.45	2.8	0.9992	1	0.9992

		Table III			
Power quality indices for the im	proved power quality	y SMPS usi	ng two s	stage dc-do	c under varying loads conditions
	Load (%) i <sub>THD</sub> (%)	DF	DPF	PF	

Load (%)	1 <sub>THD</sub> (%)	DF	DPF	PF
20%	4.29	0.998	1	0.998
40%	4.01	0.9983	1	0.9983
60%	3.89	0.9984	1	0.9984
80%	3.10	0.9990	1	0.9990
100%	2.37	0.9994	1	0.9994

# Appendix

Converter specifications: Input supply voltage: 220V (rms) 311V (peak), 50Hz; DC output power: 433.5W (12V/15A, 5V/30A, 3.3V/30A, -5V/0.3A, -12V/0.8A) Switching frequency: 25 kHz (for buck-boost converter), 50 kHz (for SEPIC)  $K_{p1}$ =0.04,  $K_{11}$ =3.5,  $K_{p2}$ = 0.89,  $K_{12}$ =5.5.

# Acknowledgement

Authors would like to acknowledge the Department of Science and Technology, Government of India for the research grant for the project entitled "Power Quality Improvement in Power Converter Systems" to carry out this research work.

## References

- Abe S., Yamamoto J., Zaitsu T. and Ninomiya T., 2003. Extension of bandwidth of two-stage dc-dc converter with low-voltage/high-current output. *Proc.* of *IEEE PESC*, Vol. 4, pp. 1593–1598.
- Boora A. A., Zare F., Ledwich G. and Ghosh A., 2008. A general approach to control a positive buck-boost converter to achieve robustness against input voltage fluctuations and load changes. *Proc.* of *IEEE Power Electronics Specialists Conference, PESC*, pp. 2011–2017.
- Julian Yan Zhu and Lehman B., 2005.Control loop design for two-stage dc-dc converters with low voltage/high current output. *IEEE Trans. on Power Electronics*, Vol. 20, No. 1, pp. 44–55.
- IEEE Recommended Practices and Requirements for Harmonics Control in Electric Power System, IEEE Standard 519, 1992.
- Jung J.-H., Choi J.-M. and Kwon J.-G., 2008.Novel techniques of the reduction of standby power consumption for multiple output converters. *Proc.* of *Twenty-Third Annual IEEE APEC'08*, pp.1575-1581.
- Limits for Harmonic Current Emissions, International Electro technical Commission Standard, 61000-3-2, 2004.
- Lin R.-L. and Wang R.-C., 2010. Non-inverting buck-boost power-factor-correction converter with wide input-voltage-range applications. *Proc.* of *IEEE Industrial Electronics Society IECON*, pp. 599- 604.
- MathWorks, Inc. Protected by U.S. patents ©1984-2009.
- Pressman A. I., 1998. Switching Power Supply Design. 2<sup>nd</sup> ed. McGraw Hill, New York.
- Rashid M. H., 2004. Power Electronics: Circuits, Devices and Applications. 3rd ed. Pearson- Prentice Hall.
- Singh R. K., 2006. A novel topology for multiple output dc-dc converters for one cycle control. in *Proc.* of *IEEE PEDES '06*, pp. 1-7.
- Tanitteerapan T., 2004. Analysis of power factor correction isolated sepic rectifiers using inductor detection technique. Proc. of Midwest Symposium on Circuits and Systems, Vol. 2, pp. II-321-II-324.

## **Biographical notes**

Shikha Singh received the B. Tech. degree in electronics & communication engineering from Uttar Pradesh Technical University, Lucknow, in 2008. She has joined as JRF in Department of Electrical Eng., IIT in 2008. She is currently working for PhD Degree at the Department of Electrical Engineering, IIT-Delhi, India. Her area of interest includes power electronics, power quality & SMPS.

**G. Bhuvaneswari** is working as an Professor in the Department of Electrical Engineering, Indian Institute of Technology, New Delhi, India. She is a senior member of IEEE and a fellow of IETE, India. Her areas of Interest are Power Electronics, Electrical Machines and Drives, Power Supplies, Power Quality and HVDC Transmission.

**Bhim Singh** received his B.E. in Electrical Engineering from the University of Roorkee, Roorkee, India, in 1977 and his M.Tech. and Ph.D. from the Indian Institute of Technology (IIT) Delhi, New Delhi, India, in 1979 and 1983, respectively. In 1983, he joined Department of Electrical Engineering, University of Roorkee, as a Lecturer, and in 1988 he became a Reader. In December 1990, he joined Department of Electrical Engineering, IIT Delhi, as an Assistant Professor. He became an Associate Professor in 1994 and a Professor in 1997. He has guided 38 Ph.D. dissertations, 120 M.E./M.Tech./M.S.(R) theses, and 60 BE/B.Tech. Projects. His areas of interest include power electronics, electrical machines and drives, renewable energy systems, active filters, FACTS, HVDC and power quality. Dr. Singh is a Fellow of the Indian National Academy of Engineering (INAE), the National Science Academy (NSc), the Institute of Electronics and Telecommunication Engineers (IEEE), the Institute of Engineering and Technology (IET), the Institution of Engineers (IEEE), the Institution of Electronics and Telecommunication Engineers (IETE). He is also a life member of the Indian Society for Technical Education (ISTE), the System Society of India (SSI), and the National Institution of Quality and Reliability (NIQR). He received the Khosla Research Prize of the University of Roorkee in the year 1991. He was the receipient of J.C. Bose and Bimal K. Bose Awards of the Institution of Telecommunication Engineers (IETE) in recognition of Telecommunication Engineers (IETE) in the Maharashtra State National Award of the Indian Society of Technical Education (ISTE) in recognition of his outstanding research work in the area of Power Quality in the year 2006. He received the PES Delhi Chapter Outstanding Engineer Award for the year 2006. He was the General Chair of the IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES'2006) and (PEDES'2010) held in New Delhi.

Received January 2012 Accepted February 2012 Final acceptance in revised form March 2012